

NRESDLLC5V0D25B

Description


The NRESDLLC5V0D25B is an ultralow capacitance TVS array designed to Protect high speed data interfaces. It has been specifically Designed to protect sensitive components which is connected to data an transmission lines from overvoltage caused by electrostatic discharge (ESD), cable discharge events (CDE) and lightning. The unique design incorporates surge rated, low capacitance steering diodes and a TVS diode in a single package. During transient conditions, the steering diodes direct the transient current to ground. The internal TVS diode clamps the transient voltage to a safe level. The ultralow capacitance array configuration allows the user to protect up to the high- speed data lines.

Features


- Low leakage
- Low clamping voltage
- Complies with following standards:
 - IEC 61000-4-2 (ESD) immunity test
 - Air discharge: $\pm 15\text{kV}$
 - Contact discharge: $\pm 15\text{kV}$
 - IEC61000-4-5 (Lightning)7A (8/20 μs)

Applications



- High Definition Multimedia Interface
- Digital Visual Interface
- Display Port Interface
- PCI Express
- Serial ATA
- Type C/USB 3.0/USB 2.0



Pin Configuration



Applications Information





Absolute Maximum Ratings(Tamb=25°C unless otherwise specified)

Parameter	Symbol	Value	Unit
Peak Current (8/20μs)	I _{PP}	7	A
ESD per IEC 61000-4-2 (Air)	V _{ESD}	± 15	KV
ESD per IEC 61000-4-2 (Contact)		± 15	KV
Operating Temperature Range	T _J	-55 to +150	°C
Storage Temperature Range	T _{STJ}	-55 to +150	°C
Lead Soldering Temperature	T _L	260(10sec)	°C


Electrical Characteristics (TA = 25 °C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Breakdown Voltage	V _{BR1}	I _T = 1mA Any I/O pin to GND	6.0	7.6	10	V
Breakdown Voltage	V _{BR1}	I _T = 1mA Any I/O – I/O	6.0	7.6	10	V
Leakage Current	I _R	V _{RWM} = 5V Any I/O – I/O		0.1	50	nA
trigger voltage	V _{T1}	TLP(1/100ns), Any I/O pin to GND		9	12	V
hold voltage	V _{H1}	TLP(1/100ns), Any I/O pin to GND	2.0			V
Clamping Voltage	V _{C1}	TLP(1/100ns), Any I/O pin to GND I _{PP} =4A		3.2		V
Clamping Voltage	V _{C2}	TLP(1/100ns), Any I/O pin to GND I _{PP} =16A		5.5		V
Clamping Voltage	V _{C2}	TLP(1/100ns), Any I/O pin to GND I _{PP} =30A		8		V
Clamping Voltage	V _{C4}	I _{PP} =7A (8/20μs pulse)		5.6		V
Junction Capacitance	C _J	V = 0V, f = 1MHz, Any I/O pin to GND			0.28	pF


Characteristics Curves (TA=25°C unless otherwise Specified)



3- Positive Transmission Line Pulsing (TLP) Plot



PACKAGE OUTLINE DIMENSIONS(DFN2510-10L)



Symbol	mm		
	MIN.	NOM.	MAX.
A	0.500	-	0.600
A1	0.000	-	0.050
A3	0.127REF.		
D	2.450	2.500	2.550
E	0.950	1.000	1.050
D1	0.350	0.400	0.450
E1	0.460	0.510	0.560
b	0.150	0.200	0.250
L	0.330	0.380	0.430
e	0.500		

Disclaimer

Specifications are subject to change without notice.

The device characteristics and parameters in this data sheet can and do vary in different applications and actual device performance may vary over time.

Users should verify actual device performance in their specific applications.