Global
CN
Applications
Support
Support
With over a thousand cooperative customers and 17 years of service experience, we can provide you with everything from model selection to technical support
Development
Development
Our unyielding mission is to continuously innovate and lead the industry's progress.
News & Events
News & Events
We will share every little bit of our life with you at all times
About
About
Yinte Electronics integrates technology research and development, chip manufacturing, packaging and testing, sales, and service
Careers
Careers
Unleash potential together, shape a healthy future for humanity
Support
With over a thousand cooperative customers and 17 years of service experience, we can provide you with everything from model selection to technical support

How to minimize the data transmission loop of a power DTU?

Time:2025-10-22 Views:504次
Share:

Minimizing DTU data transmission loops requires optimizing PCB layout and routing. Differential pair routing is used with a trace width of 0.2mm and a spacing of 0.3mm, maintaining impedance matching (100Ω). Loop area is reduced through tightly coupled routing, with differential pairs running in parallel and length matching error less than 5mm. Power decoupling capacitors are placed close to the IC power pins. A multilayer board is used, with the signal layer adjacent to the ground plane. Critical loops are partially covered with shielding. The loop inductance is calculated through simulation, with a target value less than 10nH. In actual testing, using a near-field probe to scan radiation, the optimized radiation intensity should be below 40dBμV/m in the 30MHz-200MHz range. Minimizing the loop can reduce radiated emissions by 20dB.