Global
CN
Applications
Support
Support
With over a thousand cooperative customers and 17 years of service experience, we can provide you with everything from model selection to technical support
Development
Development
Our unyielding mission is to continuously innovate and lead the industry's progress.
News & Events
News & Events
We will share every little bit of our life with you at all times
About
About
Yinte Electronics integrates technology research and development, chip manufacturing, packaging and testing, sales, and service
Careers
Careers
Unleash potential together, shape a healthy future for humanity
Support
With over a thousand cooperative customers and 17 years of service experience, we can provide you with everything from model selection to technical support

How can interference coupling be avoided in the EPS sampling loop?

Time:2025-06-10 Views:5次
Share:

The voltage and current sampling circuit of an EPS is highly susceptible to noise coupling interference from power switches, affecting control accuracy and protection reliability. Measures to avoid coupling include:

1. Physical isolation: Placing the sampling circuit (sensor, operational amplifier) on the PCB in a "clean area" away from power devices and traces, separated by a grounding isolation strip.

2. Shielding and grounding: For sensitive sampling traces, use ground lines or guard traces to surround and shield them on both sides and below.

3. Filtering design: Before the sampling signal enters the ADC or operational amplifier, set up a low-pass filter network (RC filter) to filter out high-frequency noise. For differential sampling, a common-mode inductor can be used at the front end.

4. Using isolation devices: For high-side sampling or long-distance sampling, use isolated operational amplifiers or isolated ADCs to cut off conducted coupling paths.

5. Power supply decoupling: Provide an extremely clean power supply to the sampling chip and operational amplifier, using low-noise LDOs and placing decoupling capacitors nearby.